Volume, Issue, Month, Year : Vol 7 , No 5/6, December, 2016
ABSTRACT
In this paper, we present a low complexity Quasi-cyclic -low-density-parity-check (QC-LDPC) encoder
hardware based on Richardson and Urbanke lower- triangular algorithm for IEEE 802.11n wireless LAN
Standard for 648 block length and 1/2 code rate. The LDPC encoder hardware implementation works at
301.433MHz and it can process 12.12 Gbps throughput. We apply the concept of multiplication by
constant matrices in GF(2) due to which hardware required is also optimized. Proposed architecture of
QC-LDPC encoder will be compatible for high-speed applications. This hardwired architecture is less
complex as it avoids conventionally used block memories and cyclic-shifters.
No comments:
Post a Comment